## **ARYAN SCHOOL OF ENGINEERING & ECHNOLOGY**

BARAKUDA, PANCHAGAON, BHUBANESWAR, KHORDHA-752050



## LECTURE NOTE


SUBJECT NAME- COMPUTER SYSTEM ARCHITECTURE BRANCH-COMPUTER SCIENCE ENGG.


SEMESTER-3<sup>RD</sup> SEM

**ACADEMIC SESSION-2022-23** 

PREPARED BY- HARAPRIYA ROUT

COMPUTER SYSTEM ARCHITECTURE 1. Basic structure of computer handwarre: Page-1 what is computer architecture? legies interact to create a computer platform or system. Functional units: · Input unit Arcithmatic · output unit Logical unit · memory unif input · Arcithmetic Logic Unit (ALU) output uni confrod uni-· contract unit Memory uni-· Input unit: \* input unif percforces tollowing tasks: · Accept the data and instructions from the outside environment. · converct it into machine language · supply the converted data to computer system. · output unit: · It connects the internal system of a computer to the external. environment. It provides the results of any computation, or instructions to the outside world · some output devices and printers, monitor etc. · memory unid memory unit on storage unit contains many computer components that and used to storce data. It is traditionally divided into primary storage and sceondary storage primary storage is also known as the main memory and is the memory officedly accessible by the cpu. The data from secondary storage needs to be brought into the primary storage beforce the cpo can use it. secondary storage contains a large amount of data permanently.





Computer - Memory
Memory à primarily of three types
+ cache Memory *
> priemany Memory /Main memory
+ Secondary Memory
Para
Ram Ram
TYPONE TOTAL
SHOHTCRAM DYNAMICRAM MASKED PROM EPROM EEPROM
Composer - Mother Board Composer - Man
* Sote = = = = = = = = = = = = = = = = = = =
* A505 * A505 2. Nihhus KB
a Hopers
* ABIT  * Brightan  3. Byte  4. World  OIB
* GTGabyte * MSI
Compoden-Ports Compoden-handware
PV to a contract to the contra
* parcaller port - scanner & secondary storage devices
13/2 part " " (10) 101
* USB Port - nd. Primer, Scanner, Mouse, Kg Cru, Motherland
* VOA Port - Montton
* Power Connector - Power cable
* Fine Nine port - video equipmont
Modern port - telephone nouver
C4004007 Part
Total Court
II . VEGET LEGICAL
* 30ckers - Microphono & Speaken Cand Cand

lempoten - 502+wane

\* system software

\* APPITICATIOD BORTWane

to tructional units of

A composer consists of Pive Dunctionary, aco, independent Main parts input, memory, ALU, output & control unit.

+ A computer constists of input unit that takes input, a cpu that processes the input and as output unit that produces output.

An these devices committeed with each other through a common bus.


periformance measures :>

Aspects of pertormance. Computer pertormance metricos include availabritity, response time, metricos include availabritity, response time, metricos cinclude availabritity, response time, service channel capacity, latency, completion time, service time, bandwidth, throughput, relative efficiency scalability, pertensance per watt, compression ratio, instruction path length and speed up.

- on griganeraz and commesponds with thow Many instruction cycles the CPU can deal with in a second.
- + AZ guiz CPU pentorms two Bellion cycles a
- Jome people increase a cou clock speed to try to make their computer run taster this is called overclocking.


penformance = Enecution time


Total time taken for execution of a Program = CPU Time + 1/0 time + otheres \* CPU Teme on seconds = No of unstructions in the proogram Avercage number Of instruction executed per second \* cou pentormance For scientific application, rector processing, business application etc -> motructions per second \* Greaphics penformance + Rendening - Pixels pen \* 1/0 penformance + Transactions per second \* somenner pentormance and more & bandwidth Otilization in Mphoonghpo Speedup - Amadhal's Law penformance improvement à achieved by tuning paret of Randware. Speedup (achieved) = Execution Time (before improvement) Execution Time CATHER (mpreovement)





Module-212 C54 375+muctions & embtructuon bequencing of The tasks cannied out by a computer program Consist of a sequence of small steps, such as adding two numbers, debting for a particular condition recading a enancacter Prom the Keyboard, or sending a charcaeter to be dispiayed on a displait screes. A composer must have instructions capable de periforming + types of operations. to Data treanstens Between the memory & the registers (MOV, PUSH, POP, XCHO) 20 Ancidonnatic and logic operations on data EAPP, SUB, MUL, DIV, AND, OR, NOT) 3. parogram bequererg x control (CALL, RET, LOOP, INIT) I/O transters (IN, out THE POSSIBLE POCATIONS IN Which framsten conformation occums are 1. Memony locations · Depencibition Binary Address Enlampse contents of memory LOC , PLACE, NUM RI + [LOC] wellos LOC one trans 176 REG RI Location RO, K1, R2 [R3] K[R1] +[R2] Add the register Kilk &2 Memoral CODIEDIO OF I/O REGISTER preocesson DATAIN are freans I and RI C DATAIN [10 Register DATAIN, DATAOUT into register (1

= ASSEMBLY LANGUAGE NOTATION > To represent Machine instructions and programs, assembly language format i userpros Assembly language format Description Transfer date from memory location LOC to register RI MOVO LOC, RI The contents of 160 and unchanged by the execution of this instruction, but the old Cod-1ests of registon Ry and overwrittes Add the contents of registers Add K1, K2, K3 coto register R3. INSTRUCTION TYPES SUDAMUCHOOD SYDtam -type Emample Description 375 +4 00+100 Three too operation opeode Address Add Add the contemp of Sources, onemory eccations ASB Sources, Then place the report Destination cisto Pocation C opeode Add the contents of Add Source, Memory locations ABB AIB Destination Theo Place the report ED to location B, over, dr. Da opcode CODTEDADOR COPY CODIETIO DOCATO LoadA memory location A coto LoadA Destination Storec COPY the Store C contento of the accumulator isto opcode ( no source) Lo cations of pubb Destigate operands are descined impleice + y. The operands NOT Possible stoned in a push down stack.












UNIT-4 Memorry system Memory characteristics secondary Cache Priman 4 Mars Memory Hared DUSK + Magnetic tape RAM + CD, DVD, ZIP - Statec DUDK OHG EEPROM The 400 most important characteristics of capacity and penformance memory and 1. location 4. Access Method characteristics a. capactity 5. pentors mance 8. 000 ganization 3 unit of transfer 6. physical type 1. LOCATIOD & + CPU:soferenal on Main & + This is the Main memory like kam our konn. The cou can dinectly access the Macio Momony + External ors secondary: + The CPU doesn't access these devices dinectly a capacity of Dond size, Number of Worlds 97 a njemony device i given as 4xx16m mie 'Means the device thas a word size of 16 bits and a total of togo (4K) words in memory. 3. uners of transfer of of it the Maximum number of But that can be nead or noutten into the one mory at a time - on Main memory , it is mostly eavant to word bize, an exterinal memory, unit 104 of treanston is not eimited to the word bize Access Methods 87 mose are three types Random Access > semi random Access Sercial Access


5. penformance : + Access Timo, Memony cycle time; Transfer reate. b. physical type : > Memony devices can be ecimen Semiconductors memory clerke RAM) or magnetic scient physical characteristics Y volatele / Non- volatele 37 8. organization) : + Erabable / Non-erabable. eg. KAM (errasable), ROM (non-errasable) x KAM and Kom oroganization :> KAM only memory Random Access Memory + RAM u volateile u non-volatile > Allows Reading & Mucting + Penmanent Storage Jew boward Otowade > ROM is cheap > Ram is expensive + penforms RAN functions + penforms & function > PROM & EPROM FEROM DKAM & BRAM - The data is RAM can + Rom can be handly Be Modified easily or never be modetical + used in formware, used on cou cacha precmany memory Michocostrollers. very foot But uses + Fabt and uses very Prittle Power a lot of power Cache Memorox The penformance of the cache memory is frequently measured in terms of a quantity called Bit reater. I when the core retend to memory and trinds the word in came, it is said to produce a Thit 92 the word is not found in the cache, it is in mais memory and it counts as a Miss.



shorter time. + whenever the CPU nequeron accepting memory . 31 checks the nequined data into the cache memony + 37 the data is found in the cache memony, it is From the fast memory. Otherwise, the cou moves of the main memory for the required data. cache memor Vuritual Memorry 187 rentual memory à a otorrage scheme that provides user as chusion of traverged very Big Mais memory. + user can load the Bigger bize processes that available manning by having the illusion that ne memoring à available to load me process. MON IT WORKS ? whenever some pages needs to be loaded in the Mais memory for the execution and the memory is not available for more many pages, +90 that case, stopping the pages from entering is the Maco memory, the obserancy troo the RAM and that are lead used is the recest times or that are not referenced and copy that into the secondary memory to Make the space for the new Pages is the mais memory. Demand paging Demand paging is a popular method of virtual Memory management. on demand pageing, the pages of a preocebs which are least used, get othered is the Secondary Memory of page is copied to the main memory when its demand i made or page favit occounts. These are rancous page oreplacement algorichmy which are used to determine the pages which will be replaced Advantages of Virtual Memory 1. The degree of Multi proogramming will be increased. 2. Uben dan run large application with 1865 real RAM. 3. There a no need to buy more memory KAMS. Disadvastages of vortical memory 37 + The system becomes slower since swapping teme + 9+ takes morse time in switching between applications + The user will have the lesson hand disk Space For us use.









consequently a synchronisation mechanism à needed . 3. Data codes and formats in peniphenais differ trom the word format is the cpu and Memory. 4. The operating modes of pencipherals and differ from each other and each must be controlled so as not to distrible the operation of other pencipherals connected to cpu. Modes of data transfer 37 to Benary information received From an external device is usually stored in momony ognitornation transferred from the central compoter into an exterenal device also a originally from the memory. + Data transfer Between the Gentral computer and copput & output devices may be trandle in a variety of modes. \* Different Modes of Data transfer \* Programmed I/O \* 97terrupt I/O \* Dinect Memory Accoss (DMA) \* Programmed \$10 programmed I/O & Thebo opercations are a nesult of Tio constructions whitten is the Computer program > Data transfer à c'oritiate à by an enstruction co the program. > usuary the Valata transfer data between cpo register and percipheral has to be constantly monitored. + once a data transfer is initiated the cru à required to Monitor the voteriface to see. When a transfer can again be made.


APPRICATION OF Programmed I/O Method 8+ + UBUTUI En small low speed computers. + used in bystems that are dedicated to Monitor a derce continuously. I used is the data registere

I used to check the status of the frag but \* INTERRUPT INITIATED I/O 8#
This can be avoided by using as interrupt
Facility and special commands to inform the and Breanch. contentalce to coose as contentupt request signal when the data are available trom the device. 7 The contentaces keeps monetoning the device. when the costentace determines that the device à neady for date transfer, it generates as interrupt request to the computer \* 94 is also two types / vectored interrupt Non rectored contempt \* DM+ CDIRECT MEMORY ACCESS ) During DMA transfer, the CPU is idle x has no control of the memory Buses. > The Buses can the disabled by using two > BUB Request on BUS GRAD+ (184) data Bous Special control signals Address & ub Read Write DBUS ABUS RD WK BR BA BUD REQUEST BUS graph. The contentace transfer data conto and out At the memory unit through the memory bus. The cpu increases the transfer at supplying the contentace with the standing address and the numbers of words oreeded to be transferred the numbers of wor to execute the other tasks

when the request i granted by the memory controller, the DMA transfer the day directly into memory DBUS > Data bus ABUS / Add 1065 RD 7 Read Bus grast & By WK - > Wreide BUD Request 8 + St is used by the DMA controller to request the cpu to relinguish the control of the DUS Great : 3 + 3+ is activated by the CPU to conform the external DMA controller that the Buses are en high impedance state & the requesting Dogs cas take costrol of the touses + once the Dryg has takes the control of the buses it treamsters the data. Trypes of DMA treansfer using DMA controller 8 7 BURGH Treamster 87 DNA returns the Bus after complète data transfer A negister i used as a byte count, being decremented for each tyte transfer, and Spon the byte court reaching zerro, the DMAC will Meleabe the 2005. + when the DMAC operates in Burst mode, the CPU à haited For the duration of the data -treanstere Steps covolved and to Bub great request teme 20 Treansfer the estine block of data at transfe rate of device Because the device l' usually 5100 than the speed at which the data can be transferred to CAU







+ The adden and integer multiplien penforms arrithmetic operation with where numbers. FIYOU The Groating-point operations are separated coto mude concocto openating co parcallel. + The eagic, shift, and increment operations can 900 be penformed concurrently on different data. Umb man > All units are independent of each other, so one The number can be shifted where another number const is being incremented o The Prico Ichean pipeline :> Lineau priperine ma priperine in which a berries of Processons and connected together in a benial Parcal 230 linear preperine the data flows from the First SHICE block to the Irnal block of processor. Flyr tour & linear pipeline are static pipeline Because they are used to penform fixed functions. + Non-linear preperine are dynamic preperine Because they can be reconstigured to perstorm variable tunctions at different times. & so peperineng, we divide a task isto set of Subtabks. + There are tivo stages of pipelining such as tetch, decode, execute, memory and write. + with perposining the computer anchitecture allows the next instructions to be tetened while the processes à penforming anithmetic operations Rolding them in a Buffer clobe to the processor until Jeach instruction operation can Be Perstonmed. + A Priperine, also known as a data priperine, u a bet of data processing elements connected in series, where the output of one element is the coput of the next one.

